ByteBrief
We're a portrait publication through and through. Turn your phone back and your briefing picks up right where you left it.
(We tried widescreen once. It wasn't us.)

AMD announced the 6th Gen EPYC 9006 Venice, the first x86 server CPU on a 2nm-class node. It offers up to 256 cores, 512 threads, 1GB L3 cache, PCI-E 6.0, and 16 DDR5 channels. The full stack ships by 2027.
Tap to vote and see what everyone thinks.
Summary by ByteBrief