25nm memory chip defies miniaturization limits

Professor Yutaka Majima and the Institute of Science Tokyo built a 25-nanometer ferroelectric tunnel junction memory chip. The device uses hafnium oxide and a new electrode heating method to reduce current leakage at crystal boundaries. This approach enables further miniaturization without performance loss.