HardwareDan Luualmost 13 years ago
Verilog is weird
11 min read
Verilog, the dominant hardware design language in America, contains constructs that do not translate into hardware. A synthesis tool silently optimizes away untranslatable code, producing no meaningful circuit. Designers often receive only warnings, not errors, for fundamentally broken designs.
Level
Hype check
Tap to vote and see what everyone thinks.