TechLobstersabout 3 hours ago
Reverse engineering an ASIC
1 min read
A puzzle provides a GDS file describing an ASIC layout and a VCD file with test inputs. The chip uses the SkyWater 130 nm process, with logic cells like XOR gates and 92 flip-flops. The goal is to find an input that makes the success output go high.
Level
Hype check
Tap to vote and see what everyone thinks.
Summary by ByteBrief
