TSMC CoPoS packaging cuts costs, boosts AI chip performance

TSMC is developing CoPoS (Chip-on-Panel-on-Substrate) packaging, shifting from wafer-based to panel-level processing. The technology reduces manufacturing costs and supports larger packages for AI accelerators. Mass production is expected in the second half of 2028. CoPoS will complement, not replace, existing CoWoS packaging.