TSMC: Panel packaging won't replace CoWoS for AI chips

TSMC stated at its European Technology Symposium that panel-level packaging will not replace wafer-level CoWoS for large AI processors. Wafer-level technology can scale to integrate 58 massive dies in one package. Panel-based processes lack the interconnection density of wafer-level tech, according to senior vice president Kevin Zhang.